Bengaluru, Karnataka, India
, Subsystem and System level verification. Develop reusable testbench components like scoreboards, CHECKERS, reference models along with UVC using SV and UVM Own quality of deliverables for verification across multiple milestones for FPGA/ASIC life cycle Architect Reusable Verification components, which can be used across FPGA/ASIC life cycle Lead, drive and collaborate technical reviews with Validation, Design and System Architecture cross functional teams. Support Architecture exploration at system level using System C or TLM models using SV-UVM Verification Domain
2026-5-25